


G4HUP

Direct Frequency Synthesiser

Technical Manual – Issue 2



Document Author	Dave Powis, G4HUP
Date	8 Nov 2009
Version	Issue 2.03
Document Ref	HUP-05-014

Contents

Unit Specifications	3
<i>Scope of Document</i>	4
<i>DFS Description</i>	4
Input Buffer Circuit – Fig 3.....	5
Diode Multiplier – Fig 4.....	6
Logic Stage – Fig 5	6
MF Multiplier – Fig 6.....	8
LF Low Pass Filter – Fig 7.....	8
Low Frequency Mixer and Multiplier – Fig 8	9
High Frequency Mixer – Fig 9	9
Crystal Filter and Output Amplifier – Fig 10.....	9
Voltage Regulators – Fig 11.....	10
Filter and Attenuator Settings	10
Errata and Addenda	10
Component Locations	11
Maintenance	11
Construction Practices.....	11
Change History.....	11

Unit Specifications

Model Ref

Serial No		
Input Frequency	10	MHz
Input Level	+10	dBm
Output Frequency		MHz
Output Level	>0	dBm nominal - frequency dependent
HF Multiplier		
MF Divider Ratio		
MF Multiplier		
LF Divider Ratio		
LF Multiplier	-	
Supply Voltage	10 – 15	V
Supply Current		mA @ 13vdc
Spurii	<-60	dBc - typical
Harmonic output	<-45	dBc – second harmonic - typical

Scope of Document

This document is intended to provide all necessary information to guide users in the installation and configuration of the G4HUP Flexible DFS in normal operation.

Ready built units are supplied to agreed customer specification, and should require no configuration for initial use.

This document is relevant for DFS units constructed on Iss 2_0 PCB's.

Note that for the purposes of information, the circuits in this document are based on the example of a 94.667MHz synthesizer, since this exercises most of the circuit functions. The specific blocks implemented for an individual design will be selected according to the frequency schema required, and as such attenuators and filter designs must be adjusted to suit. Reference data can be found on the DFS web-site, which contains details of all reported implementations – <http://g4hup.com/DFS.html> . The site also contains typical frequency schemas for popular transverter LO's.

Frequency multiplies used in this manual are based on the assumption of a 10MHz input reference frequency. These must be adjusted if alternative frequencies are used – eg 15MHz.

DFS Description

The DFS is constructed in a tin-plate housing, measuring 148 x 74 x 30 mm (5.75 x 2.8 x 1.2 inches approx)

External connections are provided for:

- Reference signal in
- Buffered Reference signal out - optional
- Output signal
- Optional External RF input/output
- +Vcc power supply
- 0v DC ground

All RF connections use SMA female panel connectors

DC connections are by solder terminations to the DC input feedthrough capacitor and the ground tag close by it.

The main circuit blocks are shown in Fig 1, and are described in the following sections, which refer to the circuit diagrams at the end of this manual.




Fig 1 – DFS block functions – Issue 2
NB – frequencies quoted are for indication only

Input Buffer Circuit – Fig 3

NB – this circuit block is not shown in Fig 1 for clarity

The input buffer circuit comprises of an attenuator, MMIC buffer amplifier, resistive splitter and a second attenuator. It has two applications –

- where the available input level is less than +10dBm, and
- where one of the following stages is required to multiply the input (in addition to the diode multiplier)

Otherwise, there is no need to implement the Input Amplifier.

The input attenuator, Atten 1, should be set so that the output of the resistive splitter provides +10dBm drive into the diode multiplier stage. As supplied, the attenuator will be configured for 7dB, which is the correct value for a nominal +10dBm input, as provided by an HP Z3801A GPS Disciplined Oscillator source. For other reference frequency sources, adjustment of the attenuator value may be required to achieve the correct drive.

A value of 3dB is set nominally on the second attenuator, Atten 2, which feeds the buffered output socket – this also can be adjusted to suit any following use of the output signal. It is **not** necessary to terminate this output in 50R in the case where it is unused.

When a second multiplier is to be used, eg for generating 20, 30 or 40MHz, then this multiplier should be driven from the second output of the buffer amplifier. There is insufficient drive available from the main output to feed both the diode multiplier and a transistor multiplier, and the levels required are different. When used in this way, Atten

2 needs to be set to 5dB, to achieve an input to the multiplier of +3dBm. In cases where this is used, the Auxiliary output option is not available.

When a drive source of +10dBm or greater is available, and no buffered output is required, or the second multiplier is not needed, this stage can be omitted. In this case strap the input connector directly through to the point where the diode multiplier and the coupling into the logic dividers connect together (junction of C401, L021 and L202). The input attenuator stage, Atten 1, can be implemented if the drive level is significantly above +10dBm.

Diode Multiplier – Fig 4

The diode multiplier is a comb generator, and produces output components beyond 400MHz. The filter that follows selects the 90MHz (or 110/130MHz) component and reduces the levels of the others to approx -30dBc levels.

This filter, F1, is a two stage LC filter, using capacitive taps at the input and output to match into the surrounding stages. A small top coupling capacitor is used, and it is strongly recommended that the stage is fully screened, with an interstage screen, if the Toko S18 or similar coils are used. Use of Toko MC120 series coils removes this need, but does result in a slightly higher through loss for the filter (5dB vs 3dB).

Two stages of MMIC amplifier are used to bring the output signal to a suitable level (approx +2dBm) to drive the double balanced mixer that follows. Atten 3 can be used to adjust the drive level into the mixer. If it is not required then R204 should be replaced with a short circuit, and R203 and 205 omitted. This principle applies to all other attenuators in the circuit.

Logic Stage – Fig 5

The logic stages use fast logic – 74F or 74ACT series – to ensure optimum performance – these devices are capable of counting to frequencies in excess of 120MHz.

Two dividers and inverter sets are provided, although not all of the inverter gates are used – there are some available for experimentation with other configurations if needed. The arrangement of the dividers allows them to be configured for synchronous counting if applicable, to reduce counter generated noise as far as possible. This is via SMD solder jumpers SJ17 and SJ18. See the paragraphs below for configuration outline – but for any specific version detail, look at the versions and guidance available on the website.

The main input signal to the dividers is taken from the Input Buffer via C401. IC401/6 buffers the signal and produces a logic level square wave – the input to this gate is biased by R401 and R402 to make sure the input signal is in the correct range for a

good switching action. A second, optional, input is available at TP1, with another set of R and C to provide correct biasing of the inverter gate for reliable squaring. Where both dividers are wired in cascade, then this input is not required.

Both divider IC's have programmable inputs using SMD solder links SJ-14 and SJ9-12. the 'wanted' combination of program inputs should be solder linked across to ground, and any remaining open inputs connected to the pull-up resistors R403 – R406. This reduces noise on the unused inputs, and improves the jitter performance of the logic stages.

A Programming Guide is available on the DFS website – go to <http://g4hup.com/DFS/Divider Programming v1.pdf>. The guide details the connections that need to be made for each input link of each of the divider IC's. It also has configuration details for SJ17 and SJ18 for cascade (synchronous) counting and independent counting – see sections below.

The output from each divider is also selectable on links SJ5-8 and SJ13-16. For direct outputs, or where an odd harmonic multiplication is to be used, choose the output with the closest to a square wave output – often pin 13. For cases where even harmonic multiplication is to follow the divider, then selecting an output duty ratio of 80/20 may give better results.

Each IC has optional LC decoupling on the supply to reduce the switching transients that may be fed back to analogue parts of the circuit. If you choose not to use this, replace each L by a short circuit, and omit the capacitor physically furthest away from the power pin of the IC. **Do not** omit all the decoupling!

Synchronous Counting

Where the two dividers are in sequence, then synchronous counting can be used – in this case the input signal clock to the first divider is also used to control the transitions of the second divider – this is an effective technique for reducing the supply line noise from the counters. To implement synchronous counting, SJ17 and SJ8 should be configured so that pad 2 (centre) is connected to pad 3, as in Fig 2, below




Fig 2 – PCB detail showing connections of SJ17 and 18

Independent Dividers

To use the dividers independently, then SJ17 and SJ18 must be set as pad 1 connected to pad 2. In this case the second signal input is manually strapped via TP1.

MF Multiplier – Fig 6

The amplifier/multiplier or low pass filter selection is made via SJ901 and SJ902. The two circuits are completely independent, and in some implementations it is advantageous to use both! For example, to generate 4MHz, the multiplier can be used to take the second output of the Input Buffer and double it to 20MHz – this can then be fed into TP1 and divided by 5, which is then passed through the LPF portion of the circuit. The advantage of this is that the lower frequency 2MHz signal is no longer generated – this can help to ease the filtering burden downstream.

A single transistor amplifier stage, TR901, has the tank circuit in the collector tuned to a harmonic – this is capacitively coupled to a second tuned circuit. These two tuned circuits constitute the filter F2.

Alternatively, the LPF, F3, can be used where the output frequency from the divider is the wanted one. It may also be usable for a x2 multiplication (eg where the divider output is 2MHz but 4MHz is required) when the duty cycle of the divider output is 80/20, but this has not been validated. In this case, set the LPF to the wanted frequency, ie 4MHz

Following SJ902 there is an attenuator, Atten 4, to adjust the level into the low frequency mixer – this should be set to around +2 to +4dBm.

LF Low Pass Filter – Fig 7

As with the MF stage, the LF stage has the option of either amplifier/multiplier, F4, or low pass filter, F5. The appropriate path is selected by SJ301 and SJ302.

Again, there is an attenuator, Atten 5, following SJ302, to set the correct levels for the mixer. Mixer input level should again be set in the +4dBm region

An external SMA connection, X301, which can be configured as an input or an output, is shown on this diagram – this may be used where an external signal is to be fed into the mix, such as that from a GPSDO controlled DDS, instead of taking an output from the second divider. Alternatively, a signal generated within the DFS could be sniffed off and taken out via X301, for filtering, amplification and processing externally– this could be a useful source of an accurate 90 or 100MHz signal for other uses, for example. If this is not required, ignore this option.

Low Frequency Mixer and Multiplier – Fig 8

The low frequency mixer combines the MF and LF signals, using an ADE-1 or ADE-6 mixer, depending on the frequencies being handled. Where one of the inputs to this mixer is below 1MHz, then the ADE-6 mixer should be used. This is followed by two stage LC filter (F6) which is capacitively top coupled. The output is tapped down to approx 50R, so the following stages can be omitted if appropriate. Where the amplifier multiplier stage is used, then the combination of C504 and C505 should be replaced with a single capacitor of equivalent value to the two series capacitors. An extra capacitor, marked C504A on the diagram, should be used to directly top couple the output of the filter to the base of the transistor. Some experimentation may be needed to find the optimum value for any particular frequency, but somewhere in the range 10 to 47pF gives good results - see Errata and Addenda section for more information. A single transistor amplifier/multiplier and two poles of filtering follow– the tank circuit of the amplifier stage, is capacitively coupled into another LC tuned circuit, F7. The output of this circuit needs to be between 0dBm and +6dBm to get the best performance from the following circuits. Attenuator Atten 6 is used to set this value.

Alternative mixers may be used in this stage according to the frequencies used – check the specification on the Minicircuits website.

High Frequency Mixer – Fig 9

The second mixer combines the 90/110/130MHz signal from the multiplier chain with the low frequency generated by the loop. It uses an ADE-1 mixer, and is followed by a two stage LC top-coupled filter, F8, to reduce the unwanted components out of the mixer. As with Filter F1 it is strongly recommended that the screening option is used if S18 inductors are used. Experience has shown that having a non-magnetic (ie brass) screen between the inductors gives a 10 – 15dB advantage in suppression of the unwanted products for very little loss of the wanted signal.

Alternative mixers be used here – again, check the Minicircuits website for specifications.

An MAR-6 MMIC amplifier is used to bring up the signal level – this is followed by an attenuator, Atten 7, for gain adjustment

Crystal Filter and Output Amplifier – Fig 10

A 3 stage crystal filter, F9, using 5th overtone crystals is used to reduce close-in products to the wanted frequency. Careful tuning is required to obtain the best symmetry and balance in the output spurii.

Another MAR6 MMIC forms the output amplifier, again with a following attenuator, Atten 8.

The final stage is a low pass filter, F10, to limit the harmonic content present in the output. This provides approx 21dB of suppression at the second harmonic and at least 48dB third harmonic and above.

If you have difficulties getting sufficient harmonic rejection, then it is likely that the levels going into the mixers are too high – increase one or more attenuators by 3dB to resolve this.

Voltage Regulators – Fig 11

Two 500mA IC voltage regulators provide the 5v and 8v rails – these are mounted on the top-side of the PCB with their associated decoupling capacitors. The DFS unit does run quite warm to the touch – approx 6W is dissipated when running from +13.8V DC. These regulators are used, to save space, and to allow the PCB to be mounted at a height in the box which avoids the SMA sockets fouling the cover lips.

Not shown on the diagram is the 1nF feedthrough capacitor, C807, which is used to bring the nominal +12v DC into the circuit enclosure, and the 1N4001 series diode used as reverse polarity protection. The diode should be connected with its cathode (banded end) to the PCB +12v pad and the anode to the FT capacitor. All current kits include this diode.

Filter and Attenuator Settings

Specific values for filters and attenuators are not given here, since they are very version specific. Refer to the available data on the website for information

See <http://g4hup.com> for full and latest information on filters and attenuators.

Errata and Addenda

This section contains information about components that have been changed or added compared with the original PCB design.

1. A short track is missing on the underside of the PCB, between the +8v via and R201/C208/C209. This gap must be bridged to get Vcc to IC201.
2. Some variants of the DFS can benefit from a diplexer after the second (VHF) mixer – see the details on the DFS website. This is most beneficial when the MF signal is relatively high compared to the VHF signal, eg 90 + 16.5MHz for 106.5MHz will benefit, but 90 + 4.667MHz for 94.667MHz would not.

3. In some cases more gain may be required in the MF path between the two mixers than is available from the transistor stage. A BGA616 can be grafted in as a substitute – again see the details on the DFS webpages. **Note** - the need for this stage is the exception rather than the rule!
4. Coupling from F6 into the following transistor stage is improved by replacing C504 and 505 by a single capacitor of equivalent value, and coupling from the top of the filter directly into the base. A capacity of typically 10 to 47pF should be used depending on the frequency of operation. This change significantly improves the operation of the stage as a multiplier.

See <http://g4hup.com/DFSerrata.html> for full details, versions impacted and resolution guidance, including pictorial support.

Component Locations

Figs 12 and 13 respectively show the locations of components on the top side and lower side of the PCB

Fig 14 shows the orientation information for the MMICs and mixers.

Maintenance

Construction Practices

This unit has been assembled using lead bearing solder - any repairs or changes necessary should be made using lead based solder. Use as small a grade of good quality flux based electronic assembly solder as possible for kit construction.

Change History

Date	Iss No	Comment	Author
14 May 2008	2.0	First version	G4HUP
13 Dec 2008	2.01	Included reference to programming guide for dividers – added Fig 2, consequential renumbering of subsequent figures. Minor corrections.	G4HUP
15 May 2009	2.02	Modified circuit diagrams to reflect change of F6 coupling, optional MMIC stage before VHF mixer and diplexer following mixer.	G4HUP
8 Nov 2009	2.03	Physical orientation diagrams added for MMICs and mixers	G4HUP

End of text – Diagrams follow




Fig 3 – Input Buffer Circuit Schematic





Fig 4 – Diode Multiplier Circuit Schematic



Notes:
 for 2MHz output, IC402 pin5 to GND, output from pin 13
 for 667kHz output, IC403 pin4 to GND, output from pin 13
 Other program pins to pull up resistor

Fig 5 – Logic Stages Circuit Schematic




Fig 6 – MF Amplifier and Multiplier Circuit Schematic




Fig 7 – LF Low Pass Filter / Multiplier Circuit Schematic




Fig 8 – Low Frequency Loop Mixer Circuit Schematic




Fig 9 – High Frequency Loop Mixer Circuit Schematic




Fig 10 – Crystal Filter and Output Amplifier Circuit Schematic




Fig 11 – Voltage Regulator Circuit Schematic







Fig 13 – Bottom Side Component Locations



ADE-1 and ADE – 6 mixers




MAV-11



MAR-6

Note – dot on MAV-11 indicates output; dot on MAR-06 indicates input!!



74ACT14 SO-14 package

Fig 14 – Component Orientation information